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Improving Switching Performance of Thin-Film
Transistors in Disordered Silicon
Xiaojun Guo, Tomoyuki Ishii, and S. R. P. Silva
Abstract—The silicon integrated electronics on glass or plastic
substrates attracts wide interests. The design, however, depends
critically on the switching performance of transistors, which is
limited by the quality of silicon films due to the materials and
substrate process constraints. Here, the ultrathin channel device
structure is proposed to address this problem. In a previous work,
the ultrathin channel transistor was demonstrated as an excellent
candidate for ultralow power memory design. In this letter, theo-
retical analysis shows that, for an ultrathin channel transistor, as
the channel becomes thinner, stronger quantum confinement can
induce a marked reduction of OFF-state leakage current (IOFF),
and the subthreshold swing (S) is also decreased due to stronger
control of channel from the gate. Experimental results based on
the fabricated nanocrystalline silicon thin-film transistors prove
the theoretical analysis. For the 2.0-nm-thick channel devices,
ION/IOFF ratio of more than 1011 can be achieved, which can
never be obtained for normal thick channel transistors in disor-
dered silicon.
Index Terms—Leakage current, nanocrystalline silicon, sub-
threshold swing, thin-film transistor, ultrathin channel.
I. INTRODUCTION
THERE IS a rapidly growing interest in building siliconintegrated electronics on arbitrary substrates like glass
or plastics to achieve seamless monolithic integration of hu-
man interface devices (displays or sensors) with the driving
circuitry, signal processing integrated circuits, memories, and
other related functional units [1]–[3]. Whether digital or analog,
these integrated electronics depend critically on the current
flowing in the basic elements—transistors, in normally off
or subthreshold regime of operation. A low leakage current
(IOFF) and a steep subthreshold swing (S) standing for high
switching performance are required to achieve high transcon-
ductance, and these enable a low voltage swing to achieve
the required on–off current ratio (ION/IOFF) for high-speed
and low power consumption [4]. However, the quality of the
silicon films being achieved on these substrates is severely
constrained by materials and substrate process limitations, re-
sulting in amorphous and nano- or microcrystalline materials
[5], [6]. The disorder in the material introduces a wide range
of defects in the bandgap, which range from states caused by
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bond angle and bond length variations, coordination defects in
amorphous materials, and grain boundary defects in microcrys-
talline materials [7], severely degrading the transistor’s switch-
ing performance. First, carrier transport occurs via hopping
or tunneling between states, leading to low effective mobility
and, thus, low ON-state current [8]. Second, the presence of
defects in the semiconductor layers leads to a decreasing effect
of gate voltage on the surface potential, which in turn induces
large S value [9]. Third, the trap states in the bandgap may
assist the generation of carriers at the drain junction via
thermionic emission or thermionic field emission of carriers,
thus causing anomalous large leakage current [10]. In a previ-
ous work, the ultrathin channel transistor was demonstrated as
an excellent candidate for ultralow power memory design [11].
In this letter, theoretical analysis and experimental results show
that, for transistors in disordered silicon, using an ultrathin
channel can contribute to steep S and exponentially decreased
IOFF, potentially for high switching performance.
II. BASIC PRINCIPLES
As theoretically predicted and also experimentally observed
[12]–[14], when the silicon film thickness (tSi) is reduced
to a few nanometers, quantum confinement would result in
modulation of the band structure, which gives rise to band-edge
shifts in both the conduction- and valence-band minima relative
to bulk silicon, thereby effectively increasing the bandgap (Eg).
The increase of Eg can be derived as [15]
∆Eg = ∆EC0 + ∆EV 0 = h2/8m∗et2Si + h2/8m∗ht2Si (1)
where ∆EC0 and ∆EV 0 are the band-edge shifts in the
conduction- and valence-band minima, respectively, h is the
Planck constant, and m∗e and m∗h are the quantization effective
masses of electron and hole, respectively.
Transistors in disordered silicon behave in a very similar
fashion to crystalline device, and the energy barrier between the
source and the channel governs charge transport in the inversion
layer [9]. The height of the energy barrier ΦSC is given by
ΦSC =
Eg
2
+ ΦF −ΨS (2)
where ΦF is the Fermi level, and ΨS is the channel surface
potential.
Below threshold, charge carriers have to traverse the barrier
when diffusing from source to drain, as shown in Fig. 1. The
0741-3106/$25.00 © 2008 IEEE
Authorized licensed use limited to: University of Surrey. Downloaded on May 26, 2009 at 06:40 from IEEE Xplore.  Restrictions apply.
GUO et al.: IMPROVING SWITCHING PERFORMANCE OF THIN-FILM TRANSISTORS IN DISORDERED SILICON 589
Fig. 1. Schematic band diagram of the thin-film transistor in disordered
silicon, showing the discrete energy levels originating from carrier confinement
in the thin channel, the subthreshold leakage current (Isub) generated by
carriers traversing the barrier between the source and the channel, and the
junction leakage (Ijun) arising by electron–hole pairs generated via traps near
the midgap at drain junction through thermal emission or thermionic field
emission [10].
subthreshold current (Isub) can be expressed to first order as a
function of ΦSC as follows:
Isub ∝ exp
(
− q
kT
· ΦSC
)
(3)
where k is the Boltzmann constant, T is the absolute tempera-
ture, and q is the electron charge.
Quantum confinement increases Eg and can thereby effec-
tively reduce Isub. For transistors in disordered silicon, it has
been found that the anomalously high leakage current arises
by electron–hole pairs generated via traps near the midgap at
drain junction through thermal emission or thermionic field
emission [10], as shown in Fig. 1, and the junction leakage
(Ijun) can be given as Ijun ∝ exp(−(qEg/2kT )). Thus, the
quantum confinement is also able to effectively reduce the
junction leakage and, therefore, the total OFF-state leakage
current IOFF as
IOFF = Isub + Ijun ∝ exp
(
− qEg
2kT
)
. (4)
Whereas in the ON-state, the barrier height between the source
and the channel diminishes because the increased VGS brings
high channel surface potential ΨS . The bandgap-widening ef-
fect becomes much less pronounced, and the ON-state current
depends on the drift of majority carriers through the channel
under the applied electric field. Therefore, as the channel be-
comes thinner, quantum confinement gets stronger, and higher
ION/IOFF can be achieved.
Furthermore, when the channel becomes thinner, the effect of
VGS on ΨS increases, thus resulting in a steeper subthreshold
swing (S), as follows [9]:
dΨS
dVGS
≈ Cox
q · dc ·Dt (5)
Fig. 2. Plot of the extracted threshold voltage (Vth) values for the 2.0-nm-
thick channel devices in 100 different dies on the same chip, showing very
good uniformity. Inset: Cross-sectional scanning electron microscopy and TEM
micrographs of the fabricated ultrathin channel nanocrystalline silicon thin-film
transistors (the minimum channel thickness is 2.0 nm).
S = ln(10) · kT
q
· 1
dΨS/dVGS
(6)
where Cox is the gate dielectric capacitance per unit area, Dt
is the density of localized trap states, dc is the physical depth
of the charged region in the channel, and when the channel
becomes thin enough, dc can be seen to be equal to tSi.
III. RESULTS AND DISCUSSIONS
The devices used for this letter are nanocrystalline sili-
con thin-film transistors fabricated on p-type silicon substrate,
which are composed of a thin layer of undoped nanocrystalline
silicon, a gate insulator of 22.5-nm silicon oxide, and a 100-nm-
thick layer of phosphorous-doped poly-Si as the gate electrode.
The channel thickness varies from 8.0 to 2.0 nm. The precise
channel thickness is achieved by controlling the chemical vapor
deposition process at a very low deposition rate, and the average
grain size of the channel is estimated from the planar trans-
mission electron microscopy (TEM) micrographs about 10 nm.
Details of the fabrication process can be referred to [11] and
[16]. Micrographs of the final structure of fabricated devices
are given in the inset in Fig. 2. The devices have good intrachip
uniformity of electrical characteristics, even when the channel
is as thin as 2.0 nm, as shown in Fig. 2, where the extracted
threshold voltage (Vth) values for the devices in different dies
on the same chip are plotted.
The IDS–VGS characteristics of the devices with different
thick channels at a drain bias of 1.0 V are shown in Fig. 3(a).
Since the devices exhibit extremely small leakage current, the
data are obtained through converting the measurements for
500 parallel transistors to a per-transistor result. Fig. 3(b) shows
the IOFF reduction (ηrat) and S as a function of tSi. IOFF is
extracted as the IDS value at the bottom point of the IDS–VGS
curves in Fig. 3(a), which is corresponding to the lowest IOFF
value that the devices can reach after optimization of the voltage
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Fig. 3. (a) IDS–VGS characteristics, which are measured at 41 ◦C, for
the devices of different channel thicknesses (tSi) with a channel length of
0.5 µm and a channel width of 0.4 µm, at a drain bias of 1.0 V. (b) Leakage-
current (IOFF) reduction (ηrat) as a function of channel thickness (tSi)
(: Experimental results; —: Theoretical calculations). The ηrat for a device is
the ratio of its IOFF over the value for the device with an 8-nm-thick channel.
Inset: Subthreshold swing (S) as a function of tSi (◦: Experimental results;
—: Theoretical calculations).
bias. The ηrat for a device is the ratio of its IOFF over the value
for the device with an 8-nm-thick channel, and based on (4), it
can be approximately expressed as
ηrat =
IOFF(tSi)
IOFF(tSi = 8 nm)
∝ exp
(
−q ·∆Eg(tSi)
2kT
)
(7)
where ∆Eg(tSi) is the bandgap widening relative to the
bandgap for the 8-nm-thick channel devices.
Although we used 500 parallel transistors to make the small
current observable, IOFF values of the 2.0-nm-thick channel
devices were still too small to be measured and were roughly
estimated from the measurable parts in the IDS–VGS curves.
Applying this method to the thicker channel devices, we ob-
served that although the obtained results are not exactly equal
to the measured ones, they are well in the same order. Thus,
this estimation will not have influence on the conclusion to
be made in this letter. From Fig. 3(b), it can be seen that
IOFF decreases dramatically as tSi is reduced. By assuming an
electron effective mass of 0.19 me (electron mass) and a hole
effective mass of 0.49 me, the bandgap widening for devices
with different thick channels is calculated based on (1), and
thereafter, ηrat values are obtained through (7), which can be
seen to fit well with the experimental results, as shown in
Fig. 3(b).
This proves that the marked reduction of IOFF in thinner
channel devices is due to stronger quantum confinement.
Fig. 3(b) also shows a steeper S in the devices with a thinner
channel, just as predicted by (5) and (6). The S values were
extracted by using the conventional definition as the inverse
slope of the log(IDS)–VGS curves in the subthreshold regime.
The 2.0-nm-thick channel device has an S value of about
100 mV/dec. Based on (2), the effect of VGS on the surface
potential dΨS/dVGS in the subthreshold regime can be derived
Fig. 4. ION/IOFF current ratio as a function of channel thickness (tSi).
Inset: Definition of ION and IOFF−IOFF is extracted as the IDS value at
the bottom point of the IDS–VGS curves; ION is extracted as the IDS at the
VGS_ON = 2.5 V + VGS_OFF, where VGS_OFF is the gate voltage at the
bottom point of the IDS–VGS curves (the point where IOFF is extracted).
as the negative value of the slope of ΦSC versus VGS, which
were obtained through the Arrhenius plot of the drain current
versus the inverse of the absolute temperature in the tempera-
ture range of 30 ◦C−120 ◦C in this letter. Then, based on (6),
S values for devices with different thick channels were cal-
culated and compared with the measured results in Fig. 3(b),
showing good agreement. A steeper S in the thinner channel
devices will allow a smaller VGS swing to achieve the required
ION/IOFF ratio.
At a given gate voltage swing, the decreased IOFF and the
improved subthreshold slope result in higher ION/IOFF ratio
for the thinner channel devices, as shown in Fig. 4. To extract
the ION values of devices with different channel thicknesses,
for comparison, we fix the gate voltage swing at 2.5 V, and ION
is extracted as the IDS at the VGS_ON = 2.5 V + VGS_OFF,
where VGS_OFF is the gate voltage at the bottom point of the
IDS–VGS curves (also the point where IOFF is extracted), as
shown in the inset in Fig. 4. For the 2.0-nm-thick channel de-
vices, ION/IOFF ratio of more than 1011 was achieved, which
can never be obtained for normal thick channel transistors in
disordered silicon.
IV. CONCLUSION
By theoretical analysis and experimental results, it is proved
that using an ultrathin channel effectively improves the switch-
ing performance of thin-film transistors in disordered silicon.
When the channel becomes thinner, the OFF-state current IOFF
decreases significantly, which is attributed to the stronger quan-
tum confinement along the channel thickness direction, and the
subthreshold swing (S) also becomes steeper because the effect
of VGS on the channel surface potential ΨS increases. The low
IOFF and the steep S result in high ION/IOFF ratio, which
exceeds 1011 for the devices with a 2.0-nm-thick channel at
a given gate voltage swing of 2.5 V. The high ION/IOFF will
enable to design integrated electronics on arbitrary substrates
for applications where low power and fast access times are
demanded.
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